












Title		
Size	Number	Revision
A4		
Date:	5-30-2023	Sheet of
File:	D:\2022年12月\...\DDR3.SchDoc	Drawn By:




VCC1P5 VCC1P5_DDR3









Title		
Size	Number	Revision
A4		
Date:	5-30-2023	Sheet of
File:	D:\2022年12月\...\DDR3_Decoupling.SchDocn By:	



Title		
Size	Number	Revision
A3		
Date:	5-30-2023	Sheet of
File:	D:\2022年12月\...\FPGA.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	5-30-2023	Sheet of
File:	D:\2022年12月\...\PGL22G_CONF_SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	5-30-2023	Sheet of
File:	D:\2022年12月\POWER.SchDoc	Drawn By: