



U2A




为兼容7010，本bank管脚全部不使用




如果你需要使用邮票孔上的59号管脚作为普通用户IO使用，则需要将核心板上的50MHz有源晶振取下，然后使用PS为FPGA提供工作时钟。


U2B




U2C




Title		
Size	Number	Revision
A4		
Date:	3-27-2024	Sheet of
File:	D:\AD-PRJ\...\02_PL_IO.SchDoc	Drawn By:








Title		
Size	Number	Revision
A4		
Date:	3-27-2024	Sheet of
File:	D:\AD-PRJ\...\04_FPGA_CONF.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	3-27-2024	Sheet of
File:	D:\AD-PRJ\05_DDR3.SchDoc	Drawn By:







Title		
Size	Number	Revision
A4		
Date:	3-27-2024	Sheet of
File:	D:\AD-PRJ\...\06_EMMC.SchDoc	Drawn By:

1

2

3

4




Title		
Size	Number	Revision
A4		
Date:	3-27-2024	Sheet of
File:	D:\AD-PRJ\...\07_POWER.SchDoc	Drawn By:

1

2

3

4



Title		
Size	Number	Revision
A4		
Date:	3-27-2024	Sheet of
File:	D:\AD-PRJ\...\09_USB.SchDoc	Drawn By: