always@(posedge Clk or negedge Reset_n) if(!Reset_n)begin ad7606_cs_n_o <= 1; data_a <= 16'd0; data_b <= 16'd0; ad7606_convst_o <= 1; ad7606_reset_o <= 0; data1 <= 0; data2 <= 0; end else begin case(SCLK_CNT) 0: begin ad7606_cs_n_o <= 1; data_a <= data_a; data_b <= data_b; ad7606_convst_o <= 0; ad7606_rd_n_o <= 1; end 1:begin ad7606_convst_o <= 1; ad7606_cs_n_o <= 0; ad7606_rd_n_o <= 1; end 2:begin ad7606_rd_n_o <= 1; ad7606_cs_n_o <= 0; end
4 ,6 ,8 ,10,12,14,16,18,20,22,24,26,28,30,32, 36,38,40,42,44,46,48,50,52,54,56,58,60,62,64, 68,70,72,74,76,78,80,82,84,86,88,90,92,94,96, 100,102,104,106,108,110,112,114,116,118,120,122,124,126,128: begin ad7606_rd_n_o <= 1; end 3, 35,67,99:begin data1[15]<= Dout_A;data2[15]<= Dout_B;ad7606_rd_n_o <= 0;end 5, 37,69,101:begin data1[14]<= Dout_A;data2[14]<= Dout_B;ad7606_rd_n_o <= 0;end 7, 39,71,103:begin data1[13]<= Dout_A;data2[13]<= Dout_B;ad7606_rd_n_o <= 0;end 9, 41,73,105:begin data1[12]<= Dout_A;data2[12]<= Dout_B;ad7606_rd_n_o <= 0;end 11,43,75,107:begin data1[11]<= Dout_A;data2[11]<= Dout_B;ad7606_rd_n_o <= 0;end 13,45,77,109:begin data1[10]<= Dout_A;data2[10]<= Dout_B;ad7606_rd_n_o <= 0;end 15,47,79,111:begin data1[9]<= Dout_A;data2[9]<= Dout_B;ad7606_rd_n_o <= 0;end 17,49,81,113:begin data1[8]<= Dout_A;data2[8]<= Dout_B;ad7606_rd_n_o <= 0;end 19,51,83,115:begin data1[7]<= Dout_A;data2[7]<= Dout_B;ad7606_rd_n_o <= 0;end 21,53,85,117:begin data1[6]<= Dout_A;data2[6]<= Dout_B;ad7606_rd_n_o <= 0;end 23,55,87,119:begin data1[5]<= Dout_A;data2[5]<= Dout_B;ad7606_rd_n_o <= 0;end 25,57,89,121:begin data1[4]<= Dout_A;data2[4]<= Dout_B;ad7606_rd_n_o <= 0;end 27,59,91,123:begin data1[3]<= Dout_A;data2[3]<= Dout_B;ad7606_rd_n_o <= 0;end 29,61,93,125:begin data1[2]<= Dout_A;data2[2]<= Dout_B;ad7606_rd_n_o <= 0;end 31,63,95,127:begin data1[1]<= Dout_A;data2[1]<= Dout_B;ad7606_rd_n_o <= 0;end 33,65,97,129:begin data1[0]<= Dout_A;data2[0]<= Dout_B;ad7606_rd_n_o <= 0;end 34,66,98,130:begin data_a <= data1;data_b <= data2;ad7606_rd_n_o <= 1;end default: begin ad7606_cs_n_o <= 1; data_a <= data_a; data_b <= data_b; ad7606_convst_o <= 1; ad7606_reset_o <= 0;
data1 <= data1; data2 <= data2; end endcase end endmodule |